Intel’s Ice Lake-SP Xeon CPU appeared on Geekbench with 36 cores

More From Author

See more articles

India CEOs Dominating Global Companies: From Microsoft to Chanel...

India-origin executives are redefining global leadership, with 226 leaders of Indian origin now heading the world's most...

Full Form IT in 2025: What are the best...

Full Form IT: The Best Guide IT stands for information technology in its entire form. Computers are utilised...

Full Form of ITI: What does it mean in...

Full Form of ITI: Here's everything to know about ITI Full Form of ITI: ITI is an abbreviation...

Recently quite a few processors have been making a surprising appearance on benchmark websites. Earlier, we saw Rocket Lake-S making its appearance on benchmark boards, and now Intel’s 3rd Gen Xeon processor, which is part of the Ice Lake-SP family of 10nm server chips, has been spotted on Geekbench. According to sources, the leaked Intel Xeon CPU is part of the upcoming Ice Lake-SP line of processors. And it is scheduled to be launched next year.

The latest chip which was featured on 36 cores, which are higher than what Intel has already teased. The teased Ice Lake-SP Xeon CPU does not have any model number but comes with Intel’s 10nm Willow cove core architecture. As mentioned earlier, the chip features 36 cores and 72 threads. The card comes with a base clock of 3.60 GHz, but the maximum boost clock has not been reported.

It also comes with 54 MB of L3 and 45 MB of L2 cache. According to reports, the chip was tested on an ASUS Y4R-A1-ASUS-G1 platform, which has two LGA 4189 sockets & has support for up to two Ice Lake-SP chips.

The platform also featured 500 GB of DDR4 system memory (ECC). On the Geekbench results, the chip managed a single-core score of 946 points, and in the multi-core test, it managed to get 35812 points. But it is worth noting that the results are not final as we don’t know whether the processor was Turboboosted or not and it was still an engineering sample.

The major upgrades that Intel’s 10nm+ for Ice Lake-SP Xeon CPU include:

  • 2.7x density scaling vs 14nm
  • Self-aligned Quad-Patterning
  • Contact Over Active Gate
  • Cobalt Interconnect (M0, M1)
  • 1st Gen Foveros 3D Stacking
  • 2nd Gen EMIB

LEAVE A REPLY

Please enter your comment!
Please enter your name here

This site uses Akismet to reduce spam. Learn how your comment data is processed.

━ Related News

Featured

━ Latest News

Featured