NVIDIA‘s GeForce RTX 5060 Ti and RTX 5060 GPUs based on the upcoming GeForce RTX 50 “Blackwell” gaming architecture will be equipped with similar memory configurations as the last-generation products. These cards will likely be sworn in within the mainstream for the masses, because entry, follows enthusiast-oriented models.
There hasn’t been too much leak of information but the initial info shows that both chips will affect the one “PG152” board SKU and the GB206 GPU core. They will still have a 128-bit memory bus interface, just like the RTX 4060 series, but will incorporate a GDDR7 memory interface capable of frequencies up to 28 Gbps, potentially optimized higher slightly on the 5060 model for better power consumption.
Table of Contents
NVIDIA GeForce RTX 5060 Ti & RTX 5060 to Retain Memory Configurations, Launch Expected in 2025
The memory setup will yield a total bandwidth of 448 GB/s with over 55% more than the RTX 4060 Ti and 65% more than the RTX 4060 due to the use of advanced memory compression that will help mitigate the size of the bus. The RTX 5060 Ti, on the other hand, will come with 16 GB of VRAM, double the amount of memory on the base RTX 4060 Ti, as well as the later 16 GB variant of the 4060.
Although you won’t see a huge framerate leap simply for having extra VRAM under the hood, it does future-proof your graphics card a little for AAA titles that need more than 10GB of capacity, especially verified in the case of 1440p with ray tracing enabled or packed with high-res textures. Alternatively, the RTX 5060 will maintain a lower VRAM count of 8 GB, making it an entry-level card that aims to handle some AAA titles at 1080p while requiring upscaling to 1440p at times.
Even with competition in the form of Intel’s Arc B580 (12 GB) and AMD’s RX 7600 XT (16 GB), NVIDIA seems unfazed, stating that 8 GB VRAM will be the new base metric in the budget segment moving into the next generation with the RTX 5060. Both graphics processors are anticipated to debut in late February or March 2025, but there could be alterations in memory specifications as production advances.
